Abstract-The contribution of the rise and fall times of switches to the losses of Switched Capacitors Converters was evaluated by an approximate analysis applying the equivalent resistance concept. It was found that switch turn-on and turn-off durations increase the equivalent resistance of the converter and, consequently, the losses, except in the case of complete charge/discharge of the flying capacitors within the switching phase. Loss increase is related to the fact that during the current rise/fall state, the instantaneous losses are much higher than when the switch is in a constant 'on' state. Theoretical predictions were validated by full circuit simulations and experimental results. The present study integrates the switching losses into the generic equivalent resistance loss model, enabling the calculation and/or simulation of the total losses in switched capacitor converters.
I. INTRODUCTION
Switched Capacitor Converters (henceforth referred to as SCC for plural and singular) suffer from a fundamental power loss due to the inherent energy dissipation when a capacitor is charged or discharged by a voltage source or another capacitor [1] . Two types of SCC have been considered in the literature; hard and soft switched SCC. The soft switched SCC employ a series inductor to achieve zero current switching [2] [3] [4] [5] . Earlier studies [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] , considered only conduction losses in SCC circuits and neglected switching losses. It has been postulated that there is no need to add the switching losses since they are part of the charge/discharge process and, as such, already included in the calculated losses. As revealed in this study, this conjecture is correct if during each switching phase the charge/discharge process is completed. That is, for cases where the equivalent time constant of the subcircuits is lower than the switching durations. However, when the charge/discharge process is incomplete, switching losses need to be added. The reason for this is the fact that during the rise and fall times of the current, the instantaneous losses are larger than when the switch is in the 'on' state because the effective resistances during these durations are higher than the switch resistance in the 'on' state. The objective of this study is to delineate the contribution of the switching process to switching losses in SCC systems.
The analytical approach pursued here follows the concept introduced earlier [6] , in which the losses are expressed as a function of the average current passing through each flying capacitor. Since these currents are linearly proportional to the output current, the losses can easily be related to the output current of the SCC. The proposed model can be applied to derive the losses of SCC with multiple capacitors. The analysis presented here is an approximate analysis that is based on the assumption that the rise and fall times are substantially shorter than the switching phase duration. This assumption leads to simple and comprehensible expressions that can be intuitively understood and help clarify the issue of switching losses in SCC.
The paper presents some recent loss evaluation approaches and models of SCC (section II), introduces the proposed approach for the inclusion of switch transition loss in the earlier SCC loss model (section III) and presents an experimental validation of the concept, followed by a short discussion (section IV).
II. POWER LOSS IN SCC
A generic representation of SCC is used in this study to analyze losses. It is widely accepted that for the purpose of loss calculation the SCC can be represented by a voltage source followed by a series resistance (Fig. 1) , [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] . This serial resistance, defined as the "Equivalent Resistance", R e , represents the losses of the SCC. The voltage source, V T , is the target voltage of the SCC, that is the no load output voltage. In the classical approach, the capacitor losses are evaluated by:
where ΔV is an initial voltage difference between the capacitor and charging/discharging source and C is the capacitance that is being charged or discharged . This approach can only be used in the case where the charge/discharge process of the capacitor is completed within the switching period. However, loss calculation by (1) is impractical in SCC that include a multitude of switches and flying capacitors, since it is extremely difficult to evaluate ΔV for each switching phase. Previous studies reported other, more workable approaches for the evaluation of the losses in SCC [6] [7] [8] [9] . It was found that the losses of SCC have two limiting values, depending on the ratio of the switching duration, T i, and the time constant of the charge/discharge circuit, R i C i , where for each subcircuit, i, C i is the total capacitance of the i -th charge/discharge loop and R i is the total i -th loop resistance. For the case that T i >> R i C i , which is referred to as "Complete Charge" mode (CC), the equivalent resistance depends on the frequency and the capacitance (2), as in the classical case. For the case that T i << R i C i , which is referred to as the "No Charge" mode (NC), the equivalent resistance is frequency independent and is a function of the total charge/discharge loop resistance R i (3) [13, 14] .
In order to cover all the operation modes and, particularly, the intermediate mode, the "Partial Charge" mode (PC) (an empirical equation (4)) was proposed in [8, 15] to estimate the SCC losses in between the two boundaries of (2, 3) .
The factor 'p' used in this estimation is equal to 2. Recent studies [16] have shown that a better estimation is available from an empirical equation. By analysing the closed form solution for equivalent resistance [6] , Makowski, [16] has found that a better fit is obtained when 'p' is equal to 2.54. Two empirical approximations, along with the closed form solution for normalized equivalent resistance (5) as a function of switching frequency of SCC, are compared in Fig. 2 . It should be noted that the rest of the circuit parameters are kept constant. It can be concluded from Fig. 2 and from (2, 3) that, on the one hand in the classical case (the CC operation mode), SCC conduction losses are independent of the charge/discharge loop resistance, R i (2) . The waveform and, consequently, the switch rise and fall times have no impact on the losses. On the other hand, in the NC operation mode the impact of R i on the SCC losses is obvious (3). Here (NC mode) the rise and fall times of the switch will affect the losses since they introduce a significant change in the current waveform and, consequently, in its RMS value. Hence, rise and fall processes need to be taken into account while calculating the losses. Detailed analysis of these losses follows.
III. APPROXIMATE ANALYSIS OF THE SCC LOSSES INCLUDING
THE SWITCHING TRANSITIONS For the sake of clarity and brevity we consider the case of a 1:1 SCC, as depicted in Fig. 3 . The analysis is made under the assumption that the input voltage, V in , and output voltage, V o , are constant over a switching cycle, the switches S 1 and S 2 have 'on' resistances of R S1 and R S2 respectively, the flying capacitor, C, has a series loss component R ESR and that the switches connect the flying capacitor, C, to V in and V o during the times T 1 -charging phase i = 1, and T 2 -discharging phase i = 2, respectively. These 'on' times include the rise time and fall times, t r , t f , of the switches, respectively. The switching frequency is f s and the switching period T s = 1/f s . Note that due to possible dead time between switch transitions, the total duration, T 1 + T 2 , may be smaller than T s . The generic charge/discharge process for each switching phase, T i , can be represented by the basic equivalent circuit of the capacitor and the corresponding voltage source (V in or V o in present example), R i is the total resistance of the loop (switch 'on' resistance and capacitor's ESR), C i is the equivalent capacitance of the loop and the initial voltage across C i is zero (Fig. 4) . The MOSFET switch, S, in the model of Fig. 4 represents the fact that the rise and fall times of the loop current are not instantaneous. Depending on the relationship between the time constant, R i C i , and the switching time, T i (T 1 and T 2 in this private case), the charge/discharge process may take one of three possible forms (Fig. 5) [6, 13, 14] .
A. The effect of the switching process when T i >> R i C i 'Complete Charge' -'CC' mode
This is the classical case, discussed in many text books, in which the capacitor is fully charged to V 0i during the switching phase, T i (Fig. 5a ). The term "average capacitor current -I Cavi " in this paper means the current averaged over the full switching period, T s , or, in other words, the total charge transferred to/from a capacitor divided by the total switching period of the converter. Thus, the average capacitor current, I Cavi , is related to the initial voltage, V 0i , by:
The energy loss in this classical case, E (a)i , during the switching phase T i is:
Since the average capacitor current, I Cavi , is linearly proportional to the SCC output current, I o , by a factor k i [6] [7] [8] [9] , the contribution of the switching phase, T i , to the average power loss of the SCC is: As expected, the total power loss is independent of the rise and fall times and, in fact, of the charge/discharge current shape [2, 3, 6-9, 13, 14] . As shown earlier [6, 13] the term multiplying (I o ) 2 in (9) is the output resistance of the generic SCC average model [6] .
B. The effect of the switching process when T i  R i C i 'Partial Charge' -'PC' mode
The evaluation of this intermediate case, depicted in Fig. 5b and in further detail in Fig. 6 , is carried out under the assumption that the rise and fall time intervals are relatively short compared to the 'on' time, and consequently, the voltage ΔV i across the loop resistance R i and switch S (Fig. 4) is constant during these short intervals (Fig. 6) .
The charges transferred during rise time, Q ri , on time, Q oni , and fall time, Q fi ( where β i = t on /(R i C i ). The total charge, Q T , transferred during the time period T i is the sum of Q ri , Q oni and Q fi , and its relationship to the output current [6] is:
Combining (10) and (11), ΔV 0i can now be expressed as a function of output current:
The energy losses during rise time, E ri , 'on' time, E oni and fall time, E fi , ( Substituting (12) into (14) and tidying results in the expression for the average power loss of i -th subcircuit operating in the 'PC' mode:
When t ri = t fi = 0, the results converge to the expression found earlier for the zero rise and fall times case [6] .
C. The effect of the switching process when T i << R i C i 'No Charge' -'NC' mode
In this region, the current waveform is of a trapezoidal shape (Fig. 5c) , while ΔV i is practically constant. The loss for this case was evaluated by applying the Taylor series expansion to calculate the boundary value of (15) when β i << 1:
The total power loss for the symmetrical 1:1 converter is thus:
Here again, the finite rise and fall times increase the losses. In the limiting case, when t r = t f = 0 and t on1 = t on2 = 1/2T s , (19) reduces to the limit value of 4R, as expected [2, [6] [7] [8] [9] 14] .
IV. EXPERIMENTAL STUDY
The analytical derivations outlined above were verified with experiments that were carried out on an SCC similar to the one described in Fig. 3 , which included adjustable transition times (rise time, 'on' time and fall time of the switches). Breadboard parameters were: V in = 10V, S 1,2 -IRF540, total switch ON resistance was adjusted to 750mΩ by adding a series resistor, R O = 11.9Ω, switching frequency of 5 to 150 kHz, C O = 470μF with R ESR = 44mΩ (for the simulation assumed to be zero), flying capacitor C = 22μF with R ESR = 100mΩ and switch rise/fall times of 50ns to 10μs. The switch in the discharging phase of the converter was driven so as to achieve a slow rise time, while the charging phase was not controlled. Gate signals and flying capacitor current for the 'NC' mode (T i << R i C i , f S = 150 kHz) are shown in Fig. 7 . Two current waveforms are shown for the 'CC' mode, (T i >> R i C i , f S = 5 kHz). Fig. 8a shows the case of fast rise time of both phases with an output voltage of 5.63V. Fig. 8b is for the case of a significantly slower rise time in the discharge phase and the output voltage is still 5.63V, as predicted in section II.A. A comparison of experimental and calculated output voltage values is presented in Fig. 9 . Experimental points for both fast and slow rise times coincide with the calculated values. As expected, the rise time had no impact on the losses in the 'CC' mode -that was obtained at lower frequencies. At higher frequencies, which induced the 'PC' and 'NC' modes, the impact of rise time becomes more significant, increasing the losses and lowering the output voltage as the frequency goes up. Due to experimental limitations, the gate voltage included a dead time (Fig. 7, lower trace) , which also increased the losses due to the higher RMS current for a given average current. However, the contribution of the dead time is much smaller than that of the rise and fall time. 
V. DISCUSSION AND CONCLUSIONS
The results of this study -that were verified by simulation and experiments -clearly show that in the 'PC' and 'NC' modes the current rise and fall times increase the SCC losses. The additional loss phenomenon can be explained by the fact that the finite transitions reduce the effective current conduction. Hence, for the same average current, the RMS current will be higher, which results in increased losses. This loss increase needs to be taken into account in the design of SCC systems running at high switching frequencies. For the sake of brevity and clarity, the expressions for power loss were developed here in relation to the 1:1 SCC that has recently been proposed as part of an energy storage system for Electric and Hybrid Vehicles, [17] . Nonetheless, the proposed analytical approach can be applied to derive the losses of multi capacitor and multiphase systems [6, 13, 18] , as well as in SCC-based DC to AC converters [19] , if each of the SCC subcircuits can be described or approximated by a first order RC system [6, 13] .
